



**SYCARD**  
TECHNOLOGY

---

# ***PCCtest 27x/37x Technical Reference Manual***

***M200009-01  
February 1996***

***Preliminary***

***Sycard Technology  
1180-F Miraloma Way  
Sunnyvale, CA 94086  
(408) 749-0130  
(408) 749-1323 FAX***



## 1. Introduction

The PCCtest PCMCIA tester is designed to provide manufacturers of PCMCIA based hosts a quick method of testing and verifying the operation of the PC Card sockets.

The PCCtest is Type II PC Card that plugs into a standard PCMCIA Type II or III socket. The board is designed for both automated GO/NO-GO testing and component level debug. Software resides on both the host PC and PCCtest unit.

An on board microcontroller provides the intelligence for the PCCtest unit. The microcontroller is responsible for verifying I/O signals and also provides test stimulus to the PC card socket. The microcontroller can determine the type of error and can even narrow the error down to a specific pin or group of pins.

The PCCtest contains an on-board A/D to provide accurate measurement of VCC and VPP voltages. A digital audio test provides a standard 1KHz tone to test the audio function when the PC card is configured for I/O mode.

Sycard Technology provides a DOS application to test Intel 82365SL compatible socket controllers. Simple command line invocation, allows tests to be embedded into batch test files. OEMs that wish to use the PCCtest on a non-DOS platform can use this specification to develop custom test applications. Sycard can also provide a source license for the DOS test application.

The PCCtest unit operates in two different modes:

**Standalone mode** - All communications to test hardware occurs through the PC card interface.

**Serial Debug Mode** - Accessed by host system displayed on remote serial terminal.

Which mode of use depends on the type of testing or debugging desired. The serial debug mode is only available with the PCCtest 350 unit.

## 2.0 Architecture of the PCCtest

Figure 2.0-1 Illustrates the architecture of the PCCtest model 270/370. The functional blocks can be partitioned in to the following major sub-sections:

- Tester Gate Array (TGA) and Address Latches
- Microcontroller
- A/D Converter and Logic

All interface to the PCCtest unit is via eight registers contained in the TGA. These eight registers control the various test functions contained within the PCCtest unit. These registers can be accessed through the PC Card interface or through the on-board serial port. There are two major types of tests performed by the PCCtest unit - those implemented by the Test Gate Array (TGA) and microprocessor assisted tests. The TGA based tests are designed to test the basic functionality of the interface. These tests will verify the basic operation of the interface including access strobes, data bus and address bus. Once these basic access modes are verified, the microprocessor assisted tests are run to verify the remainder of the interface.

The microprocessor assisted tests are designed to test areas of the interface that are difficult to test through a “dumb” interface. These tests include voltage measurements, card detect tests and Direct Memory Access (DMA) tests. Microprocessor assisted tests are controlled through the TGA registers.




Figure 2.0-1 PCCtest 270/370 block diagram

## 3.0 Tests Using the Test Gate Array

Most of the basic interface tests are handled in the TGA. Eight registers control the operation of the TGA. Appendix A lists the status and control registers contained in the TGA. Note that all write registers cannot be read back. It is up to the programmer to maintain an image of the write registers, since a read/modify/write operation is not possible for some of the register bits.

### 3.1 Initializing the PCCtest

The PCCtest must be powered through the host socket before any test operations can begin. The PCCtest model 250/260/350/360 must be powered to 5v Vcc. PCCtest models 270/370/273/373 can be powered to 3.3 or 5.0V. All PCCtest units requires a power-on reset to initialize the internal operating circuitry. Care must be taken when switching operating voltages on the PCCtest 270/370/273/373. Do not switch from 3.3V to 5.0V or 5.0V to 3.3V without allowing the power to go to first go to 0V.

*Note: Vpp1 and Vpp2 can be measured by the PCCtest, but are not required for PCCtest operation.*

*Note: The Card Detect (CD1# and CD2#) signals on PCCtest models 250/350/260/360/270/370 are implemented as CMOS outputs. When the PCCtest is powered down, there is no low impedance path to ground. Depending on the pull-up values on the CD1# and CD2# signals, there may not be a low on these signals when the socket is powered down. There are some socket controllers that require the card detects be active (low) before power can be applied to the socket.*

*Note: Host socket implementations that use Card Detects to enable power to the socket are not compatible with the PCCtest 250/350/260/360/270/370. This type of implementation is typically used in single chip implementation such as the Vadem VG-230, VG-469, Chips and Technology F8680 and the AMD Elan. Sycard supplies a version of the PCCtest, called the model 230/330/273/373, for these type of implementations. The PCCtest models 230, 330, 273 and 373 internally ground card detects (CD1# and CD2#.)*

On power-up, the PCCtest's microcontroller initializes itself and loads the configuration into the TGA. The PCCtest contains its own power-on reset circuitry and ignores the PCMCIA interface RESET signal. During this power-up phase all I/O signals are tri-stated. Once the microcontroller completes its initialization the following signal are forced low:

CD1# (PCCtest models 250/350/260/360/270/370 only)

CD2# (PCCtest models 250/350/260/360/270/370 only)

WP#

### 3.2 Opening a Memory and I/O Window to the PCCtest

In order to access the test resources in the PCCtest, a 16 bit memory and an 8 bit I/O window must be opened to the PCCtest. Both a I/O and memory window are required to fully test the PC Card interface. The PCCtest contains eight 8-bit I/O mapped registers. An I/O window of at least eight bytes is required to access all the PCCtest's registers.

*Note: For information on opening an I/O window, consult your socket controller chip user's manual.*

*Note: The PCCtest is not able operate in a memory only interface.*

A memory window with a length of at least 1 word is require to test the interface's memory interface. Most socket controllers provide a minimum window length of 4K bytes.



### 3.3 Preliminary Tests

Before accessing the PCCtest hardware, the test software should verify the basic operation of the socket controller and that the PCCtest is properly inserted into the socket. This will avoid any unnecessary delays or erroneous error messages. The following sequence is used in Sycard's PCCtest software:

1. Verify socket controller is present by executing a simple register test.
2. Power-up socket.
3. Wait 1 second for PCCtest to initialize.
4. Verify card detects are active (CD1# and CD2# are low)

If any of these tests fail, further testing is not possible.

### 3.4 Basic Tests

Once the socket controller has been verified and card detects are active, the PCCtest's registers can be accessed. This part of the test procedure verifies the basic read/write operation of the card. If any failures are detected in the basic test, more advanced tests may return erroneous results.

- a. Basic 8 bit read/write to the LTHL register - Verify basic 8 bit I/O read.
- b. Basic 16 bit read/write to the LTHL/LTHH register - Verify basic 16 bit I/O read.
- c. Basic 16 bit read/write to memory - Memory

Once these tests pass, further more detailed tests can be run.

*Note: Basic 8 bit operation of the PCCtest requires the following signals to be working:*

D[7:0]  
IORD#  
IOWR#  
CE1#  
A[2:0]

### 3.5 Data Tests

The PC Card data bus may be tested through several methods. For a standalone test, the host writes data to the data latches LTHL at I/O offset 00H or LTHH at 01H. Both 8 and 16 bit I/O accesses are allowed. Data is latched into these registers on an I/O write to the LTHL and LTHH registers. Once data is written, it can be read back to verify that all data bits that have been written are correct.

Common and attribute memory data pattern tests can be accomplished by accessing the same LTHL and LTHH registers. These registers are accessed on any common or attribute memory read or write, regardless of address. On power-on reset access to these registers through the memory space are disabled. To enable these registers set the DATA\_ENB bit in the MBITS register at offset 07H.

*Note: In revision 1.02 and earlier versions of the PCCtest hardware, access to the LTHL and LTHH registers through common or attribute memory are always enabled. The PCCtest revision number is located on the serial number label.*

PCCtest units with the serial interface may test the data bus by writing/reading from the LTHL and LTHH through the PC Card interface and reading/writing via the serial interface.

### 3.6 Address and REG# Tests

The PC Card's 26 bit address bus can be tested by writing various address patterns to the PCCtest unit. All address bits can be latched and read through the PC Card host interface or through the serial interface. The address latching circuit must be armed prior to the access that triggers the latching circuitry. Addresses are latched on the falling edge of the control strobes, WE#, OE#, IORD#, or IOWR#.

*Note: The latching signal is a logical OR of the OE#, WE#, IORD# and IOWR# strobes qualified by either CE1# or CE2#.*

Arming of the address latches is accomplished through the ARM bit in PCCtest register 6. A low to high transition of this bit will arm the latch. Any access after this arm will result in the latching of all 26 address signals on the interface. The following C code is used to arm the address latch:

```
reg_data = inportb(tester_addr+6);
outportb(tester_addr+6,reg_data & 0xbf);
outportb(tester_addr+6,reg_data | 0x40);
```

The latched values of A[2:0], REG#, CE1# and CE2# signals can be read directly from the LOW\_LATCH register at offset 03h. The other address bits are read, by first selecting the appropriate address latch and then reading the value from the LADD register at offset 03h.

ASEL[1:0]	Contents of LADD register
01	A[10:3]
10	A[18:11]
11	A[25:19]

**Table 3.6-1 Address Latch Select Values**

The following procedure is used to latch the address and read the data from the address latches to create a 26 bit address.

1. Clear the ARM bit in MISC register at offset 06h.
2. Set the ARM bit in the MISC register. The address latch is now armed.
3. Access the card with IORD#, IOWR#, OE# or WE# strobe. The address of the access is latched on the falling edge of the strobe.
4. Read the lower 3 bits A[2:0] from the LOW\_LATCH register at offset 03h.
5. Select the A[10:3] latch by setting ASEL[1:0] to 01 in the MISC register at offset 06h.
6. Read the contents of the A[10:3] latch from the LADD register at offset 02h.
7. Select the A[18:11] latch by setting the ASEL[1:0] to 10 in the MISC register at offset 06h.
8. Read the contents of the A[18:11] latch from the LADD register at offset 02h.
9. Select the A[25:19] latch by setting the ASEL[1:0] to 11 in the MISC register at offset 06h.
10. Read the contents of the A[25:19] latch from the LADD register at offset 02h.

PCCtest units with the serial interface may test the address bus by reading the address registers via serial commands. This allows the user to debug the address bus when the data bus does not work well enough to read the address registers through the PC Card interface.

### 3.7 Timing Measurements

The PCCtest provides a flexible timing measurement circuit providing 50ns resolution. This circuit can measure from the rising/falling edge of any of the control strobes to the rising falling edge of the same set of signals. The following table lists the various control strobes that can be measured:

Signal	Description	TCR Value
OE#	Memory Read Strobe	3Bh
WE#	Memory Write Strobe	2Ah
IORD#	I/O Read Strobe	08h
IOWR#	I/O Write Strobe	19h
CE1#	Chip Enable 1	4Ch
CE2#	Chip Enable 2	5Dh

**Table 3.7-1 Common Strobe Measurements TCR Values**

The signal and polarity that start the timer is selected via the STR[2:0] and the STRPOL bits in the TCR register. The STP[2:0] and STPPOL bits determine the signal that stops the timer. The following examples illustrate the values programmed into the TCR register (offset 05h) for various timing measurements:

Timing Measurement	TCR Value
Falling edge of CE1# to rising edge of OE#	3Ch
Pulse width of IORD#	08h
Pulse width of IOWR#	19h
Rising edge of CE1# to rising edge of OE#	34h
Pulse width of WE#	2Ah

**Table 3.7-2 Various Strobe Measurements TCR Values**

As with the address latching circuit, the timing logic is armed and the next access to the card is measured. The timing measurement is armed through an I/O write to the TRST register at offset 02h. Once armed, the timer will start on first instance of the value programmed into the STR[2:0] register. The value can be read from the TIM register at offset 04h. The value read from the TIM register is multiplied by the sample rate (50ns) to obtain the strobe width.

### 3.8 Testing RESET

The RESET signal is an input to the PCCtest unit. RESET is only monitored by the PCCtest and will not reset the PCCtest or cause any other state change. The state of the RESET bit can be read from bit 7 of the LOW\_LATCH register at offset 03h.

### 3.9 INPACK# Tests

PCCtest can generate INPACK# on all I/O reads. Most socket controllers can use INPACK# to gate the PC Card data on to the host system data bus. Setting the INPACK\_EN bit in the MISC control register at offset 05h enables INPACK# generation on all I/O reads.

### 3.10 Testing WAIT#

A programmable wait state generator is used to generate wait states to simulate slow I/O or memory devices. The wait state generator is capable of generating wait states up to 3160ns (700ns in Rev 1.02 firmware). This covers the full range of PC card access times. Used in conjunction with the pulse measuring circuits, can result in accurate measurement of read/write strobes widths. Timing for the wait state generator is based on the PCCtest's main crystal (20Mhz).

The wait state generator is accessed through MISC control register at index 06H.

WAIT1	WAIT0	Wait states	Time in ns
0	0	0	0
0	1	1	150
1	0	2	350
1	1	4	700

**Table 3.10-1 Wait state delays - Revision 1.02 and earlier.**

WAIT2	WAIT1	WAIT0	Wait states	Time in ns
0	0	0	0	0
0	0	1	1	50
0	1	0	2	100
0	1	1	3	200
1	0	0	4	400
1	0	1	5	800
1	1	0	6	1650
1	1	1	3	3160

**Table 3.10-2 Wait state delays - Revision 1.03 and later.**

### 3.11 Testing BVD1, BVD2, READY and WP

The BVD1, BVD2, READY and WP signal are outputs from the PCCtest card. They are implemented as parallel port bits in the MBITS register at offset 07h. The host software writes various patterns to these bits and verifies continuity by reading the status through the socket controller's status registers.

*Note: The MBITS register contains control for Card Detects and the command strobe for the PCCtest's microcontroller. Card must be taken to not disturb these bits during the testing of BVD1, BVD2, READY and WP.*

### 3.12 Testing Card Interrupts

1. Set READY(IREQ#) bit in MBITS register at offset 07h.
2. Configure interrupt routing in host socket controller for desired interrupt.
3. Insert interrupt handler for desired interrupt.
4. Clear READY(IREQ#) bit in MBITS register at offset 07h.
5. Interrupt Service routine sets READY(IREQ#) bit to disable interrupt.
6. Disable interrupt routing in host socket controller.

### 3.13 Testing Status Change (STSCHG#) Interrupts

1. Set BVD1(STSCHG#) bit in MBITS register at offset 07h.
2. Configure interrupt routing in host socket controller for desired interrupt.
3. Insert interrupt handler for desired interrupt.
4. Clear BVD1(STSCHG#) bit in MBITS register at offset 07h.
5. Interrupt Service routine sets BVD1(STSCHG#) bit to disable interrupt.
6. Disable interrupt routing in host socket controller.

### 3.14 Testing Voltage Sense (VS1# and VS2#)

The PCCTest models 270/370/273/373 support testing of the VS1# and VS2# signals. On card initialization, VS1# and VS2# are both set inactive (high). VS1# and VS2# can be independently forced active (low) through the TCR register at offset 5. VS1# can be forced active (low) by setting STR[2:0] equal to 111. VS2# can be forced active (low) by setting STP[2:0] to 111.

## 4.0 Microprocessor Assisted Tests

The on-board microcontroller assists in certain tests that cannot be easily implemented through the register based interface. The microcontroller accept commands via the PCCTest's low and high data registers and executes on command from the host. Status of the requested operation may be returned in the PCCTest's LTHH and LTHL registers.

### 4.1 Microprocessor Command Interface

Commands and command parameters are loaded in the LTHL and LTHH registers. After the host writes the test command into these registers, it requests the PCCTest microprocessor to execute the command by strobing the MPU\_REQ bit in MBIT's register. A low to high pulse is required to initiate the command. The minimum pulse width for the microcontroller to accept the command is 3 microseconds. When the microcontroller receives the start strobe it will clear the READY signal. On completion of the command it will set READY. Commands that return values will return them in LTLL and LTHL registers.

There are over 20 commands in the PCCTest 250/350 and more in advanced models.

*Note: Commands can be written into the PCCTest LTHL and LTHH register with an I/O or memory write command. Commands that require a value be placed into the LTHH register, must be written using a 16 bit memory write command. It is not possible to do an 8 bit I/O write to the LTHL register.*

All commands listed in this section follow the same command procedure as described above.

### 4.2 Voltage Measurements

The PCCTest's A/D converter has an 8 resolution and is controlled by the on-board microcontroller. An analog multiplexer can select between Vcc, Vpp1, Vpp2 and the RESET signal. Data conversion and selection of the voltage to be measured is handled by the microcontroller. The following commands

Command	Value
Measure Vcc	10h
Measure Vpp1	11h
Measure Vpp2	12h

**Table 4.2-1 A/D Command**

- a. Place desired voltage measurement command in LTHL register
- b. Initiate measurement by setting MPU\_REQ bit in MBITS register at offset 07h.
- c. Wait 2us and then clear MPU\_REQ bit in MBITS
- d. Wait for READY to come true
- e. Read 8 bit value from LTHL register
- f. Using the following formula(s) convert value into volts.

**For Vpp1 and Vpp2**

$$V_{pp} = \text{value} * 0.055$$

**For Vcc**

$$V_{cc} = \text{value} * 0.023$$

**4.3 Card Detect Tests**

Card detects are often difficult to test on the PC Card interface. Socket controllers typically tri-state the interface when card detects are deasserted. The PCCtest handles this problem by using the on-board microcontroller to momentarily deasserting card detects. The host test software can verify the operation of the card detects by monitoring the change the change in state. PCCtest can individually test each card detect (CD1# and CD2#).

**To test CD1#**

- a. Place the CD1# strobe command (70h) into the LTHL register
- b. The number of milliseconds to deassert CD1# is placed in the LTHH register
- c. Toggle the MPU\_REQ bit in the MBITS register from low to high and back to low for a minimum of 2us.
- d. The PCCtest's microcontroller will wait the number of milliseconds set in the LTHH register and pulse the CD1# pin low for the same number of milliseconds.
- e. The host software can monitor the state of the CD1# signal through the host socket controllers status register.

**To test CD2#**

Same procedure as above, but the CD2# strobe command is 71h.

**4.4 Speaker (SPKR#) Testing**

The SPEAKER command initiates a 500ms 1KHz square wave to be placed on the SPKR# signal. If the socket controller is properly programmed and configured to route the SPKR# signal to a speaker driver circuit, a tone can be generated to verify the PC Card SPKR# signal. The command procedure is the same as the other microprocessor assisted commands. The command byte for the speaker test is 60h.

**4.5 Identifying the PCCtest**

Test software can identify the version of PCCtest hardware and firmware by requesting making a request via the LTHL register.

Test	Command Byte
Request Model Number	43H
Request Major Revision Level	41H
Request Minor Revision Level	42H

**Table 4.5-1 Misc commands**

Model Numbers	Description	Notes
02H	PCCtest 250	Model 230 has same ID
03H	PCCtest 350	Model 330 has same ID
04H	PCCtest 260	
05H	PCCtest 360	
06H	PCCtest 270	Model 273 has same ID
07H	PCCtest 370	Model 373 has same ID

**Table 4.5-2 PCCtest model numbers**

Revision Number	Description	Notes
Major = 01H Minor = 01H	Firmware revision 1.01	Original Release PCCtest 250/350
Major = 01H Minor = 02H	Firmware revision 1.02	Production Release PCCtest 250/350
Major = 01H Minor = 03H	Firmware revision 1.03	Future Release PCCtest 230 only
Major = 01H Minor = 06H	Firmware revision 1.06	PCCtest 260 only
Major = 01H Minor = 07H	Firmware revision 1.07	PCCtest 270/370

**Table 4.5-3 PCCtest revisions**

These tests are invoked in the same manner as the voltage measurement tests described in section 2.2.6.

## 4.6 Testing DMA

The PCCtest models 26x/36x/27x/37x are capable of testing Direct Memory Access (DMA) as defined in the PC Card '95 Standard. The on-board microcontroller is responsible for executing the DMA transfer. The host system communicates the following DMA parameters to the PCCtest card:

- DMA Count
- DMA Read or Write
- DMA Data Pattern
- DMA DREQ routing

Once these parameters are specified by the host system, DMA is enabled on command from the host. After enabled DMA is executed after a programmable delay. Once the DMA has completed a status is returned to the host via one of the PCCtest's status registers. If an error is detected the DMA transfer will immediately halt and the PCCtest will return an error status to the host.

The PCCtest's Gate Array (TGA) contains two configurations, one for normal operation (MODE 0) and one for DMA operation (MODE 1). The MODE 1 configuration required for DMA testing is loaded via LOAD\_MODE1 command from the host system. Once configured for DMA, many of the test functions previously (such as address latching and status bit testing) are not available. Appendix B describes the MODE 1 register interface for the DMA configuration.

The following commands control the DMA logic within the PCCtest 260/360/27x/37x. All command parameters are processed in the standard method all on-board microcontroller assisted test are. The command is passed in the LTHL register and the command parameter is placed in the LTHH register.

Command	Description	Command
LOAD_MODE1	Load MODE 1 DMA configuration into TGA	0C1H
DMA_COUNT0_CMD	Load DMA count (LSB)	0B0H
DMA_COUNT1_CMD	Load DMA count (MSB)	0B1H
DMA_WAIT_CMD	Specify number of milliseconds to wait before starting DMA transfer	0B2H
DMA_ROUTE_CMD	-DREQ Routing - Specifies DMA routing and DMA width. Bit 0 - Set if DREQ = IOIS16 Bit 1 - Set if DREQ = BVD2 Bit 2 - Set if DREQ = INPACK Bit 6 - Set if 16 bit DMA Bit 7 - Set if DMA Read (IOWR)	0B3H
DMA_ABORT_CMD	DMA Abort time - Number of ms to wait after DREQ before aborting DMA Transfer.	0B4H
DMA_PAT_CMD	DMA Pattern is Random code from on-board microcontroller code ROM. xx - Select which page contains DMA data	0B5H
DMA_START_CMD	Start DMA Transfer after number of ms specified in the DMA_WAIT_CMD	0B6H
DMA_STAT_CMD	Return DMA completion status 00 - No error 01 - Timeout error - No DACK 02 - Data error, for DMA read only 03 - Missing Terminal Count (TC) 05 - Premature TC	0B7H
DMA_PAT2_CMD	Select DMA Pattern - Standard Patterns 00 - Invalid Value - Do not use 01 - Incrementing data pattern 02 - Decrementing data pattern 03 - Walking 1 pattern 04 - Walking 0 pattern 05 - ASCII Pattern	0B8H
DMA_ENTER_CMD	Place PCCtest into DMA mode	0B9H

**Table 4.6-1 PCCtest DMA command**

## ***DMA Test Procedure***

The process of testing the PCMCIA DMA involves the following steps.

1. Setup PCCtest's DMA parameters, including DMA count, routing and test pattern.
2. Allocate memory for DMA transfer and enable socket controller DMA logic
3. Place the PCCtest into MODE 1
4. Enable host DMA controller (The 8237A DMA controller on a PC architecture machine)
5. Command PCCtest to start DMA transfer
6. Wait for DMA transfer to complete
7. Verify correct transfer

The process can be repeated for different DMA DREQ routings and/or DMA channels.

## 5.0. Serial Debug Operation - PCCtest 350/360/37x Only

The PCCtest RS-232 serial interface interfaces directly to a COM port on the host computer. This allows the test program to determine the cause of failure for a "dead" socket. The interface protocol will provide automatic debugging through program control and an interactive mode through a dumb terminal or terminal emulator.

The PCCtest serial debugger allows the user to debug the PCMCIA interface when the interface may not be fully functional. The serial cable supplied connects to a standard 9 pin COM port available on most PCs. The serial interface drives standard RS-232 levels and has a baud rate fixed at 9600 baud with 8 bits, no parity and one stop bit.

### 5.1 Using the Serial Interface

On power-up, the PCCtest will output a message to the serial port identifying the model number and version of the PCCtest firmware:

```
PCCtest 370
Ver 1.07
Copyright 1994 Sycard Technology
```

Serial commands to the PCCtest consist of single character commands followed by a single parameter. The commands are as follows:

Command	Description
Q	Display Help Screen
D	Display Latched Address
Vx	Voltage Measurements
x	Arm PCCtest automatic address, data and strobe latching circuitry
I	Information about the PCCtest unit
Rx	Read data registers
Wx=yy	Write data registers
Sx	Strobe Card Detect

**Table 5.0-1 PCCtest Serial I/O Commands**

*Note: In order to use the serial debug option, power to the PC card socket must be enabled. The user must enable power to the socket manually, via a debugger or some other method. The PCCTEST program will only enable power to the socket through the duration of its testing.*

The PCCtest serial port is designed to provide a way to monitor the PCMCIA interface without changing the state of the PC Card interface. Many tasks usually accomplished with a logic analyzer and voltmeter can be done with the PCCtest's serial port.

*Note: The PCCtest serial debugger requires technical knowledge of the PCMCIA interface, socket controller operation and host system debuggers. The software included with the PCCtest unit provides only a pass/fail indication of the PC Card interface.*

### 5.2 Voltage Measurements

The Vx command, instructs the PCCtest's microcontroller to make the selected voltage measurements. The voltage measurement circuitry is implemented with an 8 bit A/D converter. Three supplies can be measured - Vcc, Vpp1 and Vpp2.

<b>V0</b>	Measure Vcc
<b>V1</b>	Measure Vpp1
<b>V2</b>	Measure Vpp2

The command returns a hex value of the voltage measured. The following calculations can be used to convert the returned value into actual voltages:

For Vpp1 and Vpp2

$$V_{pp} = \text{value} * 0.055$$

For Vcc

$$V_{cc} = \text{value} * 0.023$$

### 5.3 PCCtest Address, Data and Strobe Latching Command

The G command will instruct the PCCtest to wait for the first memory or I/O strobe. On receipt of the strobe the PCCtest will latch the address, strobe status and data and output this information to the serial debug port. If the GC command is entered, the PCCtest will continue to arm, latch and display this information to the serial debug port until the user cancels by pressing any key on the serial debug terminal.

Example 1 - I/O read from address 355H.

```
G<CR>
Armed and Waiting...

8L bit I/O Read  0000355
```

Example 2 - 8 bit memory read from attribute memory address 00D1000H.

```
G<CR>
Armed and Waiting...

8L bit Mem Read  00D1000-A 00
```

Example 3 - 16 bit memory read/write from/to common memory address 00D1000H and 00D1002H. Continuous Mode.

```
GC<CR>
Armed and Waiting...

16 bit Mem Read  00D1000-C 1234

Armed and Waiting...

16 bit Mem Write 00D1002-C 55aa

Armed and Waiting...
```

*Note: Because of the certain design tradeoffs, the PCCtest does not provide the data field for I/O accesses and odd byte data accesses.*

## 5.4 PCCtest Data Registers

PCCtest contains a single 16 bit R/W memory data register (LTHL and LTHH). This data register is read/written on attribute and common memory reads to the PCCtest card. Access to this register is through the PCMCIA interface I/O or memory accesses and through the serial debug port. The following commands are used to read and write to the PCCtest's data registers.

R0 - Reads low byte of data register (LTHL)

R1 - Reads high byte of data register (LTHH)

W0=xx - Set lower byte of data register (LTHL) to xxH

W1=xx - Set upper byte of data register (LTHH) to xxH

To verify if a data failure is related to reads or writes a data pattern may be written using the **W0** and **W1** commands and read back via the PC Card interface. Data may also be written to the LTHL and LTHH registers and read back using the **R0** and **R1** commands.

## Appendix A - Register Description Mode 0

This section describes the configuration of the PCCtest registers on initial power up. These MODE 0 registers are used to command the PCCtest to execute most of the basic PCMCIA tests. A different configuration (MODE 1) is used to test the DMA functionality. Mode 1 is entered via a LOAD\_MODE1 command described in section 4.6. Mode 1 registers are described in Appendix B. All PCCtest registers are written via I/O write commands. There are 8 writable 8 bit registers within the PCCtest unit. All I/O write strobes (IOWR#) qualified by a chip enable (CE1#) will write to one of the PCCtest registers. A[2:0] will select which register is written by the I/O write strobe. Mode 0 is supported by all PCCtest models.

### 00H - LTHL - Low Data Byte to PC card bus

Any memory write (WE#) qualified with a valid CE1# will cause the LTHL register to be updated with contents of the PC card data bus (D[7:0]). In addition an I/O write qualified with CE1# and A[0:2] = 000 will also cause a write to this register

Any memory read qualified with a valid CE1# will cause the value of the LTHL register to gated onto the PC card data bus (D[7:0]). For revision 1.03 and higher PCCtest units, DATA\_ENB in MBITS register must be high to read from LTHL. An I/O read qualified with CE1# and A[0:2] = 000 will gate the contents of LTHL onto the PC Card data bus.

### 01H - LTHH - High Data Byte to PC card bus

Any memory write memory qualified with a valid CE2# will cause the LTHH register to be updated with contents of the PC card data bus (D[15:7]).

*Note: An 8 bit I/O write to the LTHH register is not possible.*

A memory read qualified with a valid CE2# will cause the value of the LTHL register to gated onto the PC card data bus (D[15:8]). For revision 1.03 and higher PCCtest units, DATA\_ENB in MBITS register must be high to read from LTHH. An 8 bit I/O read qualified by CE1# and A[0:2] = 001 will gate the contents of LTHH onto the PC Card data bus D[7:0].

### 02H - TRST/LADD - Reset strobe to pulse counter and Address Latch Register

A write to the TRST/LADD register will arm the strobe timer circuitry. Once a write to the TRST register is complete, the counter will be armed and waiting for the selected PC card strobe.

A read of this register returns the value of the externally latched address bits. The ALSEL[1:0] bits in the MISC control register (6) selects which one of three external latches are selected. Address are latched after the address latch circuitry is armed through the ARM bit located in the MISC control register (6).

### 03H - LOW\_LATCH - Latched A[2:0] and control latch

LOW\_LATCH is a read only register containing the latched values of the various select and lower order address lines. These signals are latched in the same method as the upper order address bits are latched, by using the ARM bit in the MISC Control Register. A write to this register has no effect.

Bit	Name	Description
D0	LPCMA0	Latched PC card A0
D1	LPCMA1	Latched PC card A1
D2	LPCMA2	Latched PC card A2
D3	LREG	Latched PC card REG#
D4	LCE1N	Latched PC card CE1#
D5	LCE2N	Latched PC card CE2#
D6	EIN0	Not used
D7	EIN1	PCMCIA RESET signal status

**Table A-1: Offset 03H LOW\_LATCH - Control Signal Latch****04H - TIM[0..7] - Timer Register**

The Timer Register is a read-only register containing the results of the strobe timer. An 8 bit value represents the number of clocks that occurred between the selected start transition and the end transition specified in the TCR register. The actual value in nanoseconds can be calculated by multiplying the count by the sample clock period. The sample clock period for the PCCtest 2xx/3xx is 50nS. A write to this register has no effect.

**05H - TCR - Timer control register**

The TCR is a write-only register that controls the operation of the strobe measurement circuitry. STR[2:0] selects the strobe that will cause the measurement to start. STRPOL selects which edge of the signal will start the timer. STP[2:0] selects the strobe that will stop the timer. STPPOL selects which edge terminates the timer.

Bit	Name	Description																																				
D[2:0]	STR[2:0]	Start Pulse select																																				
		<table border="1"> <thead> <tr> <th>STR2</th> <th>STR1</th> <th>STR0</th> <th>Signal</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>IORD#</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>IOWR#</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>WE#</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>OE#</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>CE1#</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>CE2#</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Force VS1# low (PCCtest 270/370/273/373 only)</td> </tr> </tbody> </table>	STR2	STR1	STR0	Signal	0	0	0	IORD#	0	0	1	IOWR#	0	1	0	WE#	0	1	1	OE#	1	0	0	CE1#	1	0	1	CE2#	1	1	0	Reserved	1	1	1	Force VS1# low (PCCtest 270/370/273/373 only)
STR2	STR1	STR0	Signal																																			
0	0	0	IORD#																																			
0	0	1	IOWR#																																			
0	1	0	WE#																																			
0	1	1	OE#																																			
1	0	0	CE1#																																			
1	0	1	CE2#																																			
1	1	0	Reserved																																			
1	1	1	Force VS1# low (PCCtest 270/370/273/373 only)																																			
D3	STRPOL	Start polarity 0 - Start timer on positive edge 1 - Start timer on negative edge																																				
D[6:4]	STP[2:0]	End Pulse Select																																				
		<table border="1"> <thead> <tr> <th>STP2</th> <th>STP1</th> <th>STP0</th> <th>Signal</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>IORD#</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>IOWR#</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>WE#</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>OE#</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>CE1#</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>CE2#</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Force VS2# low (PCCtest 270/370/273/373 only)</td> </tr> </tbody> </table>	STP2	STP1	STP0	Signal	0	0	0	IORD#	0	0	1	IOWR#	0	1	0	WE#	0	1	1	OE#	1	0	0	CE1#	1	0	1	CE2#	1	1	0	Reserved	1	1	1	Force VS2# low (PCCtest 270/370/273/373 only)
STP2	STP1	STP0	Signal																																			
0	0	0	IORD#																																			
0	0	1	IOWR#																																			
0	1	0	WE#																																			
0	1	1	OE#																																			
1	0	0	CE1#																																			
1	0	1	CE2#																																			
1	1	0	Reserved																																			
1	1	1	Force VS2# low (PCCtest 270/370/273/373 only)																																			
D7	STPPOL	Stop polarity 0 - Stop timer on positive edge 1 - Stop timer on negative edge																																				

**Table A-2: Offset 05H TCR - Timer Control Register**

**06H - MISC - Control Register**

The MISC Control register is a read/write register that contains various control bits for the PCCtest unit.

Bit	Name	Description															
D[0:1]	ALSEL[0:1]	External Latch Select - Controls which of the three 8 bit address latches is to be read from the LADD register at offset 02h															
		<table border="1"> <thead> <tr> <th>ALSEL1</th> <th>ALSEL0</th> <th>Address Latch Selected</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>0</td> <td>1</td> <td>Address Latch A[10:3]</td> </tr> <tr> <td>1</td> <td>0</td> <td>Address Latch A[18:11]</td> </tr> <tr> <td>1</td> <td>1</td> <td>Address Latch A[25:19]</td> </tr> </tbody> </table>	ALSEL1	ALSEL0	Address Latch Selected	0	0	Reserved	0	1	Address Latch A[10:3]	1	0	Address Latch A[18:11]	1	1	Address Latch A[25:19]
ALSEL1	ALSEL0	Address Latch Selected															
0	0	Reserved															
0	1	Address Latch A[10:3]															
1	0	Address Latch A[18:11]															
1	1	Address Latch A[25:19]															
D[2:3]	WAIT[0:1]	Wait State Select - control the number of wait states that are inserted for any I/O or memory access															
		<table border="1"> <thead> <tr> <th>WAIT1</th> <th>WAIT0</th> <th>Wait States</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>None</td> </tr> <tr> <td>0</td> <td>1</td> <td>See section 3.10</td> </tr> <tr> <td>1</td> <td>0</td> <td>See section 3.10</td> </tr> <tr> <td>1</td> <td>1</td> <td>See section 3.10</td> </tr> </tbody> </table>	WAIT1	WAIT0	Wait States	0	0	None	0	1	See section 3.10	1	0	See section 3.10	1	1	See section 3.10
WAIT1	WAIT0	Wait States															
0	0	None															
0	1	See section 3.10															
1	0	See section 3.10															
1	1	See section 3.10															
D4	TS1	Tri-State Control. Tri-states the following signals BVD1 BVD2 READY WP CD1# CD2# WAIT# INPACK#															
D5	INPACK_EN	0 = INPACK# not generated 1 = INPACK# generated on all I/O reads															
D6	ARM	ARM bit for address latching. A zero to one transition of this bit arms the external address latches. The state of the address bus on read/write access immediately following this ARM will be latched.															
D7	WAIT2	For revision 1.03 and higher PCCtest units only. See section 3.10															

**Table A-3: Offset 06H - MISC - Control Register**

**07H - MBITS - PCMCIA output control bits**

The MBITS register is a read/write register used to control various output bits on the PC Card interface. The four lower bits of the MBITS register controls the PC Card output status bits. These bits directly set the status on the indicated output pins on the PC Card interface.

Bit	Name	Description
D0	BVD1	BVD1 output
D1	BVD2	BVD2 output
D2	RDY	READY output
D3	WP	Write Protect
D4	CD1#	Card Detect 1 - See Caution
D5	CD2#	Card Detect 2 - See Caution
D6	MPU_REQ	Microcontroller Interrupt Request - Set high to request microcontroller read command from LTHL/LTHH register. Must be set high for a minimum of 2us.
D7	DATA_ENB	Enable common and attribute memory access to LTHL and LTHH registers. For revision 1.03 and higher PCCtest units.

**Table A-4: 07H - MBITS - PCMCIA output control bits**

**Caution:** The CD1# and CD2# outputs are controlled by the CD1# and CD2# bits. When these bits are set the corresponding card detect goes inactive. Card must be taken when setting these bits as some socket controllers will tri-state the interface or even remove power when card detects go inactive.

## Appendix B Register Description Mode 1

This section describes the configuration of the PCCtest registers when the PCCtest is configured for MODE 1 operation. MODE 1 is entered via a LOAD\_MODE1 command described in section 4.6. MODE 1 registers are used to command the PCCtest to execute Direct Memory access tests of the PC Card interface. All PCCtest registers are written via I/O write commands. There are 8 writable 8 bit registers within the PCCtest unit. All I/O write strobes (IOWR#) qualified by a chip enable (CE1#) will write to one of the PCCtest registers. A[2:0] will select which register is written by the I/O write strobe. Mode 1 is supported in the PCCtest 260/360/270/370/273/373 models only.

### 00H - LTHL - Low Data Byte to PC card bus - Mode 1

Any memory write (WE#) qualified with a valid CE1# will cause the LTHL register to be updated with contents of the PC card data bus (D[7:0]). In addition an I/O write qualified with CE1# and A[0:2] = 000 will also cause a write to this register.

Any memory read qualified with a valid CE1# will cause the value of the LTHL register to be gated onto the PC card data bus (D[7:0]). For revision 1.03 and higher PCCtest units, DATA\_ENB in MBITS register must be high to read from LTHL. An I/O read qualified with CE1# and A[0:2] = 000 will gate the contents of LTHL onto the PC Card data bus.

### 01H - LTHH - High Data Byte to PC card bus - Mode 1

Any memory write memory qualified with a valid CE2# will cause the LTHH register to be updated with contents of the PC card data bus (D[15:7]).

*Note: An 8 bit I/O write to the LTHH register is not possible.*

A memory read qualified with a valid CE2# will cause the value of the LTHL register to be gated onto the PC card data bus (D[15:8]). For revision 1.03 and higher PCCtest units, DATA\_ENB in MBITS register must be high to read from LTHH. An 8 bit I/O read qualified by CE1# and A[0:2] = 001 will gate the contents of LTHH onto the PC Card data bus D[7:0].

### 02H - TRST - Reset strobe to pulse counter - Mode 1

A write to the TRST register will arm the strobe timer circuitry. Once a write to the TRST register is complete, the counter will be armed and waiting for the selected PC card strobe.

### 03H - LOW\_LATCH - Control latch

LOW\_LATCH is a read-only register containing the latched values of the various select and lower order address lines. These signals are latched in the same method as the upper order address bits are latched, by using the ARM bit in the MISC Control Register.

Bit	Name	Description
D[2:0]		Not Used
D3	LREG	Latched PC card #REG
D4	LCE1N	Latched PC card #CE1
D5	LCE2N	Latched PC card #CE2
D6	EIN0	Not used
D7	EIN1	PCMCIA RESET signal status

**Table B-1 - 03H - LOW\_LATCH - Control Signal Latch**

**04H - TIM[0..7] - Timer Register**

The Timer Register is a read-only register containing the results of the strobe timer. An 8 bit value represents the number of clocks that occurred between the selected start transition and the end transition specified in the TCR register. The actual value in nanoseconds can be calculated by multiplying the count by the sample clock period. The sample clock period is 50nS.

**05H - TCR - Timer control register/DMA TC Status - Mode 1**

The TCR is a write-only register that controls the operation of the strobe measurement circuitry. STR[2:0] selects the strobe that will cause the measurement to start. STRPOL selects which edge of the signal will start the timer. STP[2:0] selects the strobe that will stop the timer. STPPOL selects which edge terminates the timer. Bit 7 of the register is a read only bit that is set when a Terminal Count (TC) is detected during a DMA transfer.

Bit	Name	Description																																				
D[2:0]	STR[2:0]	Start Pulse select																																				
		<table border="1"> <thead> <tr> <th>STR2</th> <th>STR1</th> <th>STR0</th> <th>Signal</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>IORD#</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>IOWR#</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>WE#</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>OE#</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>CE1#</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>CE2#</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>BVD2</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	STR2	STR1	STR0	Signal	0	0	0	IORD#	0	0	1	IOWR#	0	1	0	WE#	0	1	1	OE#	1	0	0	CE1#	1	0	1	CE2#	1	1	0	BVD2	1	1	1	Reserved
STR2	STR1	STR0	Signal																																			
0	0	0	IORD#																																			
0	0	1	IOWR#																																			
0	1	0	WE#																																			
0	1	1	OE#																																			
1	0	0	CE1#																																			
1	0	1	CE2#																																			
1	1	0	BVD2																																			
1	1	1	Reserved																																			
D3	STRPOL	Start polarity 0 - Start timer on positive edge 1 - Start timer on negative edge																																				
D[6:4]	STP[2:0]	End Pulse Select																																				
		<table border="1"> <thead> <tr> <th>STP2</th> <th>STP1</th> <th>STP0</th> <th>Signal</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>IORD#</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>IOWR#</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>WE#</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>OE#</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>CE1#</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>CE2#</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>BVD2</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	STP2	STP1	STP0	Signal	0	0	0	IORD#	0	0	1	IOWR#	0	1	0	WE#	0	1	1	OE#	1	0	0	CE1#	1	0	1	CE2#	1	1	0	BVD2	1	1	1	Reserved
STP2	STP1	STP0	Signal																																			
0	0	0	IORD#																																			
0	0	1	IOWR#																																			
0	1	0	WE#																																			
0	1	1	OE#																																			
1	0	0	CE1#																																			
1	0	1	CE2#																																			
1	1	0	BVD2																																			
1	1	1	Reserved																																			
D7	STPPOL	Stop polarity (Write Only) 0 - Stop timer on positive edge 1 - Stop timer on negative edge																																				
D7	TC_STAT	Terminal Count Status. Set when TC detected (Read Only)																																				

**Table B-2: 05H - TCR - Timer control register - Mode 1**

**06H - MISC - Control Register - Mode 1**

The MISC Control register is a read/write register that contains various control bits for the PCCtest unit.

Bit	Name	Description															
D0	DMA_EN	DMA Enable (Write only)															
D1		Not Used															
D[2:3]	WAIT[0:1]	Wait State Select - The Wait state generator will generate wait states during a DMA transfer, however in an ISA environment the wait states will be ignored.															
		<table border="1"> <thead> <tr> <th>WAIT1</th> <th>WAIT0</th> <th>Wait States</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>None</td> </tr> <tr> <td>0</td> <td>1</td> <td>See section 3.10</td> </tr> <tr> <td>1</td> <td>0</td> <td>See section 3.10</td> </tr> <tr> <td>1</td> <td>1</td> <td>See section 3.10</td> </tr> </tbody> </table>	WAIT1	WAIT0	Wait States	0	0	None	0	1	See section 3.10	1	0	See section 3.10	1	1	See section 3.10
WAIT1	WAIT0	Wait States															
0	0	None															
0	1	See section 3.10															
1	0	See section 3.10															
1	1	See section 3.10															
D4	TS1	Tri-State Control. Tri-states the following signals BVD1 BVD2 READY WP CD1# CD2# WAIT# INPACK#															
D5	INPACK_EN	0 = INPACK# not generated 1 = INPACK# generated on all I/O reads															
D6		Not Used															
D7	WAIT2	For revision 1.03 and higher PCCtest units only. See section 3.10															

**Table B-3: 06H - MISC - Control Register - Mode 1**

**07H - MBITS - PCMCIA output control bits/DMA Complete Status - Mode 1**

The MBITS register is a read/write register used to control various output bits on the PC Card interface. The four lower bits of the MBITS register controls the PC Card output status bits. These bits directly set the status on the indicated ouput pins on the PC Card interface.

Bit	Name	Description
D0	BVD1	BVD1 output
D1	BVD2	BVD2 output
D2	RDY	READY output
D3	WP	Write Protect
D4	CD1#	Card Detect 1
D5	CD2#	Card Detect 2
D6	MPU_REQ	Microcontroller Interrupt Request - Set high to request microcontroller read command from LTHL/LTHH register. Must be set high for a minimum of 2us.
D7	DMA_COMP	Set if DMA transfer complete

**Table B-4: MBITS - PCMCIA output control bits/DMA Complete Status - Mode 1**

**Caution:** The CD#1 and CD2# outputs are controlled by CD1# and CD2#. When these bits are set the corresponding card detect goes inactive. Card must be taken when setting these bits as some socket controllers will tri-state the interface or even remove power when card detects go inactive.

## Appendix C Microprocessor Commands

The following table of PCCtest microprocessor assisted command are available on the PCCtest model 270./370. Access to these command is described in section 4.0 of this document.

Command	Description	CMD	Mode
MEASURE_VCC	Measure Vcc - Return value in LTHL	010H	Mode 0
MEASURE_VPP1	Measure Vpp1 - Return value in LTHL	011H	Mode 0
MEASURE_VPP2	Measure Vpp2 - Return value in LTHL	012H	Mode 0
MEASURE_SIGNAL	Measure RESET signal level - Return value in LTHL	012H	Mode 0
REQUEST_MAJOR	Request Major Revision Number - Returned in LTHL	041H	Mode 0
REQUEST_MINOR	Request Minor Revision Number - Returned in LTHL	042H	Mode 0
REQUEST_MODEL	Request Model Number - Returned in LTHL	043H	Mode 0
GET_ROM_SUM	Get EPROM checksum - Returned in LTHL	050H	Mode 0
OUT_SPEAKER	Output 1KHz tone to SPKR# output	060H	Mode 0
OUT_SPEAKER	Output 1KHz tone to SPKR# output	060H	Mode 0
STROBE_CD1	Strobe CD1# for number of milliseconds specified in LTHH register. Not supported on PCCtest 230/330/273/373.	070H	Mode 0
STROBE_CD2	Strobe CD2# for number of milliseconds specified in LTHH register. Not supported on PCCtest 230/330/273/373.	071H	Mode 0
LOAD_MODE0	Load TGA NORMAL configuration (MODE 0)	0C0H	Mode 0
LOAD_MODE1	Load TGA DMA configuration (MODE 1)	0C1H	Mode 1
DMA_COUNT0_CMD	Load DMA count (LSB)	0B0H	Mode 1
DMA_COUNT1_CMD	Load DMA count (MSB)	0B1H	Mode 1
DMA_WAIT_CMD	Specify number of milliseconds to wait before starting DMA transfer	0B2H	Mode 1
DMA_ROUTE_CMD	-DREQ Routing - Specifies DMA routing and DMA width. Bit 0 - Set if DREQ = IOIS16 Bit 1 - Set if DREQ = BVD2 Bit 2 - Set if DREQ = INPACK Bit 6 - Set if 16 bit DMA Bit 7 - Set if DMA Read (IOWR)	0B3H	Mode 1
DMA_ABORT_CMD	DMA Abort time - Number of ms to wait after DREQ before aborting DMA Transfer.	0B4H	Mode 1
DMA_PAT_CMD	DMA Pattern is Random code from on-board microcontroller code ROM. xx - Select which page contains DMA data	0B5H	Mode 1
DMA_START_CMD	Start DMA Transfer after number of ms specified in the DMA_WAIT_CMD	0B6H	Mode 1
DMA_STAT_CMD	Return DMA completion status 00 - No error 01 - Timeout error - No DACK 02 - Data error, for DMA read only 03 - Missing Terminal Count (TC) 05 - Premature TC	0B7H	Mode 1

**Table C-1a - Microprocessor Assisted Command List**

<b>Command</b>	<b>Description</b>	<b>CMD</b>	<b>Mode</b>
DMA_PAT2_CMD	Select DMA Pattern - Standard Patterns 00 - Invalid Value - Do not use 01 - Incrementing data pattern 02 - Decrementing data pattern 03 - Walking 1 pattern 04 - Walking 0 pattern 05 - ASCII Pattern	0B8H	Mode 1
DMA_ENTER_CMD	Place PCCtest into DMA mode	0B9H	Mode 1
SEND_SERIAL	Send data to serial port - Data contained in LTHH This command supported in PCCtest 270/370/273/373 only	0D0H	Mode 0
GET_SERIAL	Receive data from serial port - Data returned in LTHH This command supported in PCCtest 270/370/273/373 only	0D1H	Mode 0

**Table C-1b - Microprocessor Assisted Command List**