



SYCARD
TECHNOLOGY

PCCextend 120 User's Manual

Preliminary

M200048-01

June 1999

***Sycard Technology
1180-F Miraloma Way
Sunnyvale, CA 94086
(408) 749-0130
(408) 749-1323 FAX
<http://www.sycard.com>***

1.0 Introduction

Sycard Technology's PCCextend 120 Flexible PC Card-16 extender card is a debug tool for PC Card-16 development and test. PCCextend offers the following features:

- Low profile design compatible with type I, II and III sockets
- Flexible extension allows user to access both sides of PC Card
- Removable cables allows user to create any length extension
- 4 layer construction to insure low noise environment
- Vcc, Vpp1 and Vpp2 can be isolated through jumper blocks for current measurements
- Vcc LEDs indicate 3.3V or 5V operation
- Card Detect jumpers allow insertion/removal simulation
- Convenient grounding posts for scope probes or other test equipment

2.0 Using the PCCextend 120

The PCCextend 120 consists of three major subassemblies. The host interface board, card interface board and the four 34-pin cable assemblies. The host interface board is designed to be inserted into any PC Card type I, II or III socket. Four 34-pin headers are the interface to the card interface board. Four mounting holes on the host interface board allow the unit to be attached to any special fixturing with 2-56 screws.




Figure 2.0-1 Host Interface Board

The card interface board is connected to the host interface via four 34-pin ribbon cables. The card interface board includes jumpers to isolate power and card detects for any special testing requirements. Dual LEDs indicate the Vcc power status. Four mounting holes on the card interface board allow the unit to be attached to any special fixturing with 2-56 screws.




Figure 2.0-2 Card Interface Board

The PCCextend 120 must be assembled prior to use. The four 34-pin cables are attached between the host interface board and the card interface board. The cables are installed as follows:

Cable	Host Interface Board	Card Interface Board
Shortest	P4	P4
	P3	P3
	P2	P2
Longest	P1	P1

Table 2.1-1 Cable Location

Once assembled, use of the PCCextend is straightforward. The extender card is inserted into the desired slot in the host system. Then the PC Card under test is inserted into the card connector.

Caution: Insertion and removal of the extender and PC card should be done with care. The PC Card's fragile connectors may be broken or bent if improper force is used. Both card and extender should be inserted straight without any lateral movement or force. Proper care and use of the extender card will insure years of trouble free operation.

2.2 Power Indicators

Two LED power indicators on the card interface board display the status of the socket's Vcc. The PWR LED indicates that power is applied to the board. When both the PWR LED and the 5V LED are lit, a Vcc of greater than approximately 3.5V is present. When only the PWR LED is lit, the Vcc is at a level of less than 3.5V.

Note: The power LEDs are designed to indicate the presence of power on the Vcc supply pins. The LEDs do not provide an accurate measurement of Vcc. Use a voltmeter to determine the actual operating voltage.

2.2 Current Measurements

Vcc, Vpp1 and Vpp2 power buses may be isolated from the PC Card socket through three sets of jumper blocks. The Vcc jumper block consists of two sets of jumpers. Both jumpers and the resettable fuse at F1 must be removed to isolate the power. A current meter can be inserted to measure card current consumption.

Supply	Jumper	Note
Vcc	JP3 + JP4	Jumper blocks JP3, JP4 and the resettable fuse F1 must be removed to isolate Vcc
Vpp1	JP1	
Vpp2	JP2	

Table 2.2-1 Current Measurement Jumpers

Caution: Care must be taken to insure that the current measuring device is inserted before turning on power to the host socket. Improper power sequencing may cause a damaging latchup condition.

2.3 Using the Card Detect Jumpers

The card interface board includes two jumper (JP5 and JP6) to interrupt the Card Detect signals, These jumpers can interrupt the card detect signals (-CD1 and -CD2) to simulate a card removal/insertion cycle.

To test the operation of these jumpers, be sure that your PC Card Software drivers are loaded. Momentarily remove both JP5 and JP6. Most software drivers will issue a removal beep followed by an insertion beep. The software may also remove power from the socket when the card is removed.

2.5 Current Protection Device

A resettable fuse on the card interface board protects the host from excessive current consumption from the card. Located at F1, the PolySwitch RXE090 resettable fuse provides low resistance operation up to 900mA. The resettable fuse is disabled when shipped. To enable the resettable fuse, remove the jumper blocks at JP3 and JP4.

3.0 Ordering Information

The PCCextend 120 may be ordered as a complete unit or as individual pieces. The following ordering number may be use. Contact Sycard Technology or your distributor for pricing.

Product	Order Number
PCCextend 120	PCCextend 120
PCCextend 120 Host Interface Board	A150042-3
PCCextend 120 Card Interface Board	A150043-3
5" Cable Assembly	A140010-1

Table 3.0-1 Ordering Information

Sycard Technology also supplies extender cards for CardBus, CompactFlash and SmartMedia. Contact Sycard directly or download information from our web site at <http://www.sycard.com>.

Appendix A


A. PC Card 68-Pin Interface

PC Card Pinout - Memory Mode

Pin	Name	Description	Pin	Name	Description
1	GND	Ground	35	GND	Ground
2	D3	Data Bit 3	36	CD1#	Card Detect 1
3	D4	Data Bit 4	37	D11	Data Bit 11
4	D5	Data Bit 5	38	D12	Data Bit 12
5	D6	Data Bit 6	39	D13	Data Bit 13
6	D7	Data Bit 7	40	D14	Data Bit 14
7	CE1#	Card Enable 1	41	D15	Data Bit 15
8	A10	Address Bit 10	42	CE2#	Card Enable 2
9	OE#	Output Enable	43	VS1#	Voltage Sense 1
10	A11	Address Bit 11	44	RFU	Reserved
11	A9	Address Bit 9	45	RFU	Reserved
12	A8	Address Bit 8	46	A17	Address Bit 17
13	A13	Address Bit 13	47	A18	Address Bit 18
14	A14	Address Bit 14	48	A19	Address Bit 19
15	WE#	Write Enable	49	A20	Address Bit 20
16	READY	Ready/Busy	50	A21	Address Bit 21
17	VCC	Card Power	51	VCC	Card Power
18	VPP1	Programming Supply Voltage 1	52	VPP2	Programming Supply Voltage 2
19	A16	Address Bit 16	53	A22	Address Bit 22
20	A15	Address Bit 15	54	A23	Address Bit 23
21	A12	Address Bit 12	55	A24	Address Bit 24
22	A7	Address Bit 7	56	A25	Address Bit 25
23	A6	Address Bit 6	57	VS2#	Voltage Sense 2
24	A5	Address Bit 5	58	RESET	Card Reset
25	A4	Address Bit 4	59	WAIT#	Extend Bus Cycle
26	A3	Address Bit 3	60	RFU	Reserved
27	A2	Address Bit 2	61	REG#	Register Select
28	A1	Address Bit 1	62	BVD2	Battery Voltage Detect 2
29	A0	Address Bit 0	63	BVD1	Battery Voltage Detect 1
30	D0	Data Bit 0	64	D8	Data Bit 8
31	D1	Data Bit 1	65	D9	Data Bit 9
32	D2	Data Bit 2	66	D10	Data Bit 10
33	WP	Write Protect	67	CD2#	Card Detect 2
34	GND	Ground	68	GND	Ground


PC Card Pinout - I/O Mode

Pin	Name	Description	Pin	Name	Description
1	GND	Ground	35	GND	Ground
2	D3	Data Bit 3	36	CD1#	Card Detect 1
3	D4	Data Bit 4	37	D11	Data Bit 11
4	D5	Data Bit 5	38	D12	Data Bit 12
5	D6	Data Bit 6	39	D13	Data Bit 13
6	D7	Data Bit 7	40	D14	Data Bit 14
7	CE1#	Card Enable 1	41	D15	Data Bit 15
8	A10	Address Bit 10	42	CE2#	Card Enable 2
9	OE#	Output Enable	43	VS1#	Voltage Sense 1
10	A11	Address Bit 11	44	IORD#	I/O Read Strobe
11	A9	Address Bit 9	45	IOWR#	I/O Write Strobe
12	A8	Address Bit 8	46	A17	Address Bit 17
13	A13	Address Bit 13	47	A18	Address Bit 18
14	A14	Address Bit 14	48	A19	Address Bit 19
15	WE#	Write Enable	49	A20	Address Bit 20
16	IREQ#	Interrupt Request	50	A21	Address Bit 21
17	VCC	Card Power	51	VCC	Card Power
18	VPP1	Programming Supply Voltage 1	52	VPP2	Programming Supply Voltage 2
19	A16	Address Bit 16	53	A22	Address Bit 22
20	A15	Address Bit 15	54	A23	Address Bit 23
21	A12	Address Bit 12	55	A24	Address Bit 24
22	A7	Address Bit 7	56	A25	Address Bit 25
23	A6	Address Bit 6	57	VS2#	Voltage Sense 2
24	A5	Address Bit 5	58	RESET	Card Reset
25	A4	Address Bit 4	59	WAIT#	Extend Bus Cycle
26	A3	Address Bit 3	60	INPACK#	Input Port Acknowledge
27	A2	Address Bit 2	61	REG#	Register and I/O select enable
28	A1	Address Bit 1	62	SPKR#	Digital Audio Waveform
29	A0	Address Bit 0	63	STSCHG#	Card Status Changed
30	D0	Data Bit 0	64	D8	Data Bit 8
31	D1	Data Bit 1	65	D9	Data Bit 9
32	D2	Data Bit 2	66	D10	Data Bit 10
33	IOIS16#	IO Port is 16 bits	67	CD2#	Card Detect 2
34	GND	Ground	68	GND	Ground



Appendix B—PC Card Timing Reference


B.1 I/O Read Timing



I/O Read Timing

Ref	Symbol	Description	Min	Max
T100	tsuREG	REG# setup to IORD#	5ns	
T101	thA	Address hold after IORD# de-asserted	20ns	
T102	thREG	REG# hold after IORD# de-asserted	0ns	
T103	tsuCE	CE# to IORD# setup time	5ns	
T104	tsuA (IORD)	Address setup before IORD#	70ns	
T105	twIORD	IORD# strobe width	165ns	
T106	tdfINPACK	INPACK# delay from IORD# active	0ns	45ns
T107	tdrINPACK	INPACK# delay from IORD# inactive		45ns
T108	tdfIOIS16	IOIS16# delay from Address valid		35ns
T109	td (IORD)	Data Valid after IORD#		100ns
T110	tdWT	IORD# to WAIT# delay		35ns
T111	tw	WAIT# width		12us
T112	td (WT)	Data Valid after WAIT# inactive		0ns
T113	th (IORD)	Data hold after IORD# de-asserted	0ns	
T114	tdrIOIS16 (ADR)	IOIS16# delay from address invalid		35ns
T115	thCE	CE# hold after IORD# inactive	20ns	


B.2 I/O Write Timing



I/O Write Timing

Ref	Symbol	Description	Min	Max
T100	tsuREG (IOWR)	REG# setup to IOWR#	5ns	
T101	thA (IOWR)	Address hold after IOWR# de-asserted	20ns	
T102	thREG (IOWR)	REG# hold after IOWR# de-asserted	0ns	
T103	tsuCE (IOWR)	CE# to IOWR# setup time	5ns	
T104	tsuA (IOWR)	Address setup before IOWR#	70ns	
T105	twIOWR	IOWR# strobe width	165ns	
T108	tdfIOIS16	IOIS16# delay from Address valid		35ns
T109	tsu (IOWR)	Data Setup before IOWR#	60ns	
T110	tdWT (IOWR)	IOWR# to WAIT# delay		35ns
T111	tw WT	WAIT# width		12us
T112	tdr IOWR (WT)	WAIT# deasserted to IOWR# deasserted	0ns	
T113	th (IOWR)	Data hold after IOWR# de-asserted	30ns	
T114	tdrIOIS16 (ADR)	IOIS16# delay from address invalid		35ns
T115	thCE(IOWR)	CE# hold after IOWR# de-asserted	20ns	

B.3 Memory Read Timing




Memory Read Timing

Ref	Symbol	Description	600ns		250ns	
			Min	Max	Min	Max
T100	tcR	Read Cycle Time	600ns		250ns	
T101	ta(A)	Address access time		600ns		250ns
T102	th (A)	Address hold time	35ns		20ns	
T103	ta (CE)	CE# access time		600ns		250ns
T104	ta (OE)	OE# access time		300ns		125ns
T105	tsu (A)	Address setup time	100ns		30ns	
T106	tv (WT-OE)	WAIT# Valid from OE#		100ns		35ns
T107	tw (WT)	WAIT# Pulse width		12us		12us
T109	ten (OE)	Output enable time from OE#		5ns		5ns
T110	tv (WT)	Data setup for WAIT# released	0ns		0ns	
T111	tdis (OE)	Output disable inactive to data float		150ns		100ns
T112	ten(CE)	Output enable time from CE#		5ns		5ns
T114	tsu(CE)	CE# setup time	0ns		0ns	
T115	th(CE)	CE# hold after OE# inactive	35ns		20ns	

Note: All timing for 250ns accesses to common memory. 600ns cycle times apply for 3.3V operation.

B.4 Memory Write Timing




Memory Write Timing





Ref	Symbol	Description	600ns		250ns	
			Min	Max	Min	Max
T100	tcW	Write cycle time	600ns		250ns	
T101	tsu(CE - WEH)	CE# active to WE# high	300ns		180ns	
T102	tsu(A-WEH)	Address valid to WE# high	350ns		180ns	
T103	trc(WE)	Write recover time	70ns		30ns	
T104	tsu(OE-WE)	Output enable setup OE# to WE#	35ns		10ns	
T105	th(CE)	CE# hold time	35ns		20ns	
T106	tw(WE)	WE# pulse width	300ns		150ns	
T107	tsu(A)	Address setup time	50ns		30ns	
T108	tv(WT-WE)	WAIT# valid from WE# active		100ns		35ns
T109	tw(WT)	WAIT# pluse width		12us		12us
T110	tv(WT)	WE# high from WAIT# inactive	0ns		0ns	
T111	tsu(D-WEH)	Data setup time	150ns		80ns	
T112	th(D)	Data hold time	70ns		30ns	
T113	tdis(OE)	Output disable time from OE# inactive		150ns		100ns
T114	ten(OE)	Output enable time from OE# active	5ns		5ns	
T115	ten(WE)	Output enable time from WE# inactive	5ns		5ns	
T116	tdis(WE)	Output disable from WE# active		150ns		100ns
T117	tsu(CE)	CE# setup time	0ns		0ns	
T118	th(OE-WE)	Output enable hold from WE#	35ns		10ns	

Note: All timing for 250ns speed version. 600ns cycle times apply for 3.3V operation. See PC Card Standard for other speed versions.

C. PCCextend 120 Schematic



HOST SIDE CONNECTOR



Sycard Technology		
Title	PCCextend 120A - Host Interface	
Size/Document Number		REV
B	S140036	1
Date:	February 10, 1999	Sheet 1 of 1

